answer true or false to the following questions; include an explanation of your reasoning: a) pipelining the cpu datapath results in instructions being executed with higher latency and higher throughput. b) in a risc - v design w ithout forwarding, data hazards will us ually result in 3 stalls. c) all data hazards can be resolved with forwarding.